International Transaction Journal of Engineering, Management, & Applied Sciences & Technologies

Archives

TuEngr+Logo
:: International Transaction Journal of Engineering, Management, & Applied Sciences & Technologies

http://TuEngr.com



ISSN 2228-9860
eISSN 1906-9642
CODEN: ITJEA8


FEATURE PEER-REVIEWED ARTICLE

Vol.13(12)(2022)

  • Design and Simulation of Reversible Time-Synchronized Quantum-Dot Cellular Automata Combinational Logic Circuits with Ultralow Energy Dissipation

    Mohammed Alharbi , Gerard Edwards , (Department of Electrical and Electronic Engineering, Faculty of Engineering and Technology, Liverpool John Moores University, Liverpool, UK ),
    Richard Stocker (Department of Computer Science, Electronics and Electrical Engineering, Faculty of Science and Engineering, University of Chester, Chester, UK).

    Discipline: Electrical Engineering

    ➤ FullText

    doi: 10.14456/ITJEMAST.2022.240

    Keywords: QCA reversible circuits; time synchronization; ultralow energy dissipation level; quantum-dot cellular automata

    Abstract
    The quantum-dot cellular automata (QCA) represent emerging nanotechnology that is poised to supersede the current complementary metal-oxide-semiconductor digital integrated circuit technology. QCA constitutes an extremely promising transistor-less paradigm that can be downscaled to the molecular level, thereby facilitating tera-scale device integration and extremely low energy dissipation. Reversible QCA circuits, which have reversibility sustained down from the logical level to the physical level, can execute computing operations dissipating less energy than the Landauer energy limit (kBTln2). Time synchronization of logic gates is an essential additional requirement, especially in cases involving complex circuits, for ensuring accurate computational results. This paper reports the design and simulation of eight new both logically and physically reversible time-synchronized QCA combinational logic circuits. The new circuit design presented here mitigates the clock delay problems, which are caused by the non-synchronization of logic gate information, via the use of an inherently more symmetric circuit configuration. The simulation results confirm the behaviour of the proposed reversible time-synchronized QCA combinational logic circuits which exhibit ultralow energy dissipation and simultaneously provide accurate computational results.

    Paper ID: 13A12I

    Cite this article:

    Alharbi, M., Edwards, G., Stocker, R. (2022). Design and Simulation of Reversible Time-Synchronized Quantum-Dot Cellular Automata Combinational Logic Circuits with Ultralow Energy Dissipation. International Transaction Journal of Engineering, Management, & Applied Sciences & Technologies, 13(12), 13A12I, 1-22. http://TUENGR.COM/V13/13A12I.pdf DOI: 10.14456/ITJEMAST.2022.240

References

  1. R. Landauer, "Irreversibility and heat generation in the computing process," IBM journal of research and development, vol. 5, no. 3, pp. 183-191, 1961.
  2. N. Gershenfeld, "Signal entropy and the thermodynamics of computation," IBM Systems Journal, vol. 35, no. 3.4, pp. 577-586, 1996.
  3. C. H. Bennett, "Logical reversibility of computation," IBM journal of Research and Development, vol. 17, no. 6, pp. 525-532, 1973.
  4. E. P. DeBenedictis, M. P. Frank, N. Ganesh, and N. G. Anderson, "A path toward ultra-low-energy computing," in 2016 IEEE International Conference on Rebooting Computing (ICRC) , 2016, pp. 1-8: IEEE.
  5. C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," Nanotechnology, vol. 4, no. 1, p. 49, 1993.
  6. C. S. Lent and P. D. Tougaw, "Lines of interacting quantum?dot cells: A binary wire," Journal of applied Physics, vol. 74, no. 10, pp. 6227-6233, 1993.
  7. M. T. Niemier, A. F. Rodrigues, and P. M. Kogge, "A potentially implementable FPGA for quantum dot cellular automata," in 1st Workshop on Non-silicon Computation, 2002, pp. 38-45.
  8. V. Vankamamidi, M. Ottavi, and F. Lombardi, "A serial memory by quantum-dot cellular automata (QCA)," IEEE Transactions on Computers, vol. 57, no. 5, pp. 606-618, 2008.
  9. C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," Proceedings of the IEEE, vol. 85, no. 4, pp. 541-557, 1997.
  10. P. D. Tougaw and C. S. Lent, "Logical devices implemented using quantum cellular automata," Journal of Applied physics, vol. 75, no. 3, pp. 1818-1825, 1994.
  11. M. T. Niemier and P. M. Kogge, "Problems in designing with QCAs: Layout= timing," International Journal of Circuit Theory and Applications, vol. 29, no. 1, pp. 49-62, 2001.
  12. V. Vankamamidi, M. Ottavi, and F. Lombardi, "Two-dimensional schemes for clocking/timing of QCA circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 1, pp. 34-44, 2007.
  13. K. Hennessy and C. S. Lent, "Clocking of molecular quantum-dot cellular automata," Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, vol. 19, no. 5, pp. 1752-1755, 2001.
  14. S. E. Frost, T. J. Dysart, P. M. Kogge, and C. Lent, "Carbon nanotubes for quantum-dot cellular automata clocking," in 4th IEEE Conference on Nanotechnology, 2004., 2004, pp. 171-173: IEEE.
  15. M. Chabi et al., "Towards ultra-efficient QCA reversible circuits," Microprocessors and Microsystems, vol. 49, pp. 127-138, 2017.
  16. J. F. Chaves, D. S. Silva, V. V. Camargos, and O. P. V. Neto, "Towards reversible QCA computers: Reversible gates and ALU," in 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS) , 2015, pp. 1-4: IEEE.
  17. M. Goswami, B. Sen, R. Mukherjee, and B. K. Sikdar, "Design of testable adder in quantum?dot cellular automata with fault secure logic," Microelectronics Journal, vol. 60, pp. 1-12, 2017.
  18. F. S. Torres, R. Wille, P. Niemann, and R. Drechsler, "An energy-aware model for the logic synthesis of quantum-dot cellular automata," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 12, pp. 3031-3041, 2018.
  19. F. S. Torres, P. Niemann, R. Wille, and R. Drechsler, "Near zero-energy computation using quantum-dot cellular automata," ACM Journal on Emerging Technologies in Computing Systems (JETC) , vol. 16, no. 1, pp. 1-16, 2019.
  20. D. G. Messerschmitt, "Synchronization in digital system design," IEEE Journal on Selected Areas in Communications, vol. 8, no. 8, pp. 1404-1419, 1990.
  21. S. Srivastava, S. Sarkar, and S. Bhanja, "Estimation of upper bound of power dissipation in QCA circuits," IEEE transactions on nanotechnology, vol. 8, no. 1, pp. 116-127, 2008.
  22. K. Walus and G. A. Jullien, "Design tools for an emerging SoC technology: Quantum-dot cellular automata," Proceedings of the IEEE, vol. 94, no. 6, pp. 1225-1244, 2006.
  23. C. A. T. Campos, A. L. Marciano, O. P. V. Neto, and F. S. Torres, "Use: a universal, scalable, and efficient clocking scheme for QCA," IEEE Transactions on computer-aided design of integrated circuits and systems, vol. 35, no. 3, pp. 513-517, 2015.
  24. K. Walus, G. Schulhof, and G. Jullien, "High level exploration of quantum-dot cellular automata," 2004: PROCEEDINGS ASILOMAR CONFERENCE SIGNALS, SYSTEMS AND COMPUTERS.
  25. G. Schulhof, K. Walus, and G. A. Jullien, "Simulation of random cell displacements in QCA," ACM Journal on Emerging Technologies in Computing Systems (JETC) , vol. 3, no. 1, pp. 2-es, 2007.
  26. L. Bajec and P. Pe?ar, "Two-layer synchronized ternary quantum-dot cellular automata wire crossings," Nanoscale research letters, vol. 7, no. 1, pp. 1-6, 2012.


Other issues:
Vol.13(11)(2022)
Vol.13(10)(2022)
Vol.13(9)(2022)
Archives




Call-for-Papers

Call-for-Scientific Papers
Call-for-Research Papers:
ITJEMAST invites you to submit high quality papers for full peer-review and possible publication in areas pertaining engineering, science, management and technology, especially interdisciplinary/cross-disciplinary/multidisciplinary subjects.

To publish your work in the next available issue, your manuscripts together with copyright transfer document signed by all authors can be submitted via email to Editor @ TuEngr.com (please see all detail from Instructions for Authors)



Publication and peer-reviewed process:
After the peer-review process, articles will be on-line published in the available next issue. However, the International Transaction Journal of Engineering, Management, & Applied Sciences & Technologies cannot guarantee the exact publication time as the process may take longer time, subject to peer-review approval and adjustment of the submitted articles.